Analog Layout Laboratory: Blog


Post Top Ad

Your Ad Spot
Showing posts with label Blog. Show all posts
Showing posts with label Blog. Show all posts

Tuesday, August 31, 2021

GPDK 45nm For Self Training

August 31, 2021 3

Generic 45nm Salicide 1.0V/1.8V 1P 11M Process Design Kit and Rule Decks (PRD) Revision 5.0

Download Here

DISCLAIMER : The information contained herein is provided by Cadence on an "AS IS" basis without any warranty, and Cadence has no obligation to support or otherwise maintain the information. Cadence disclaims any representation that the information does not infringe any intellectual property rights or proprietary rights of any third parties. There are no other warranties given by Cadence, whether express, implied or statutory, including, without limitation, implied warranties of merchantability and fitness for a particular purpose.

STATEMENT OF USE : This information contains confidential and proprietary information of Cadence. No part of this information may be reproduced, transmitted, transcribed,stored in a retrieval system, or translated into any human or computer language, in any form or by any means, electronic, mechanical, magnetic, optical, chemical, manual, or otherwise, without the prior written permission of Cadence. This information was prepared for informational purpose and is for use by Cadence customers only. Cadence reserves the right to make changes in the information at any time and without notice.

VERSION 5.0 (22 FEB 2016)
  • gpdk045 IC617 library built natively with IC6.1.7 ISR1 release code
  • Following CCRs has been fixed (16 ccrs) 1515221,1515134,1515215,1513805,1503698,1485808,1480053,1471257, 1445571,1429834,1400157,1345956,1324264,1304331,1302228,1291339
  • Modified PVL LVS deck for post-layout check. Removed "R" from property check and netlist
  • CDL netlist of resistor modified. Removed "R" parameter from netlist
  • File cph.lam has been modified
Read More

Post Top Ad

Your Ad Spot