we can also offer full chip layout training, from the scratch you can start your training and full chip Level
Course Outline:
- Working on sub-block to Top-level Integration.
- AMS IP Layout Design
- Analog & Digital Mixed mode layout design
- RF & Mixed mode layout
Available PDK :
- TSMC180nm-Bcd, TSMC65nm, TSMC40nm,TSMC28nm, TSMC22nm-FDSOI, TSMC10nm, TSMC16nm Finfet,
- UMC40nm, UMC 28nm,
- SMIC 28nm, Samsung 7nm Finfet
Final Project: LDO , DC- DC Converter, Serdes, PLL, Data Converter, ADC, DAC
Course Fee : contact admin for price details
Hello, My Name is Sureshkanna Im Having a dedicated professional with 5+ years of experience. and also Good experience in layout design and verification using cadence in Analog - mixed signal &Custom Digital & RF High Frequency Layout.
You have given great content here. I am glad to discover this post as I found lots of valuable data in your article. Thanks for sharing an article like this.Chip Layout Training
ReplyDelete